orsys


(jpeg-file, 1024 x 663, 140 K)

Board definition	micro-line® C6418CPU cost efficient, high performance 32 bit fixed-point DSP board with Xilinx SPARTAN 3E FPGA and double DSP-internal fast SRAM
CPU	TMS320C6418 with VelociTI.2 DSP core
Maximum CPU Performance	4000 MIPS (Million Instructions Per Second)
CPU Clock	500 MHz
FPGA	Xilinx SPARTAN 3E with 500 kGates or 1.6 MGates, Speedgrade 5
Available RAM (type/size/clock)	SDRAM 64 Mbytes (128 Mbytes on request) 100 MHz
Available Boot Flash	8 Mbytes
Common micro-line® Interfaces	RS232 with line drivers for communication with PC and for other application purposes, up to 921600 baud 7 parallel bus I/O interfaces with configurable timing for glueless adaptation of external peripheral devices (including 7 decoded /CS lines in standard FPGA configuration) micro-line® 32 Bit wide data bus with address and control lines for external piggy back expansions (in standard FPGA configuration) JTAG emulator interface for debugging and downloading purposes of DSP and FPGA
Specific Interfaces	2 Multi-channel Buffered Serial Ports (McBSP) Synchronous Serial Interfaces 2 Multi-channel Audio Serial Ports (McASP) 2 I²C Interfaces 16/32-bit wide Host Port Interface (HPI) with data, address and control lines for external host processor connectivity Up to 98 user configurable and individually VHDL programmable FPGA digital I/O pins
Dimensions	98 mm x 67 mm x 20 mm / 3.85 in x 2.64 in x 0.78 in
CPU and Board Features	16 Kbytes on-processor L1P program cache 16 Kbytes on-processor L1D data cache 512 Kbytes on-processor fast L2 SRAM / Cache 3 timers 64 EDMA channels 2 general purpose digital I/O lines XF0, XF1 Onboard watchdog Onboard temperature sensor Single 3.3V power supply Booting from Flash memory or Host Port Onboard power management and power monitoring system Development kits allow individual DSP and FPGA programming
Common micro-line® Features	Resident File system software manages up to 1023 DSP user programs or FPGA design files on the onboard flash memory Various, universal interfaces for many custom specific applications All important pins of the DSP and FPGA are wired to external micro-line® interface connectors Analog data acquisition peripheral boards like ORS112, ORS114 or ORS116 available Ethernet interface board SC100BaseTx available IEEE1394a (FireWire®) interface board SC1394a with 400 MBit/s available
Development support packages:	- DSP Development Kit - IEEE1394 Development Kit - DCAM Video Frame Capture Development Kit - DCAM Video Processing Development Kit - FPGA Development Package - Software Development Tools
To view technical data sheets	Download micro-line® C641xCPU Hardware Reference Guide (Revision 1.0) PDF 1.5 Mbyte Download micro-line® C641xCPU Busmaster Board Support Package User Guide (Revision 1.0) PDF 1.0 Mbyte

For more information about the micro-line® C6418CPU and pricing details:

For more information about Texas Instruments DSPs: